-- (c) Copyright 1995-2015 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: analog.com:user:util_i2c_mixer:1.0
-- IP Revision: 1

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY system_sys_i2c_mixer_0 IS
  PORT (
    upstream_scl_T : IN STD_LOGIC;
    upstream_scl_I : IN STD_LOGIC;
    upstream_scl_O : OUT STD_LOGIC;
    upstream_sda_T : IN STD_LOGIC;
    upstream_sda_I : IN STD_LOGIC;
    upstream_sda_O : OUT STD_LOGIC;
    downstream_scl_T : OUT STD_LOGIC;
    downstream_scl_I : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    downstream_scl_O : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
    downstream_sda_T : OUT STD_LOGIC;
    downstream_sda_I : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    downstream_sda_O : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
  );
END system_sys_i2c_mixer_0;

ARCHITECTURE system_sys_i2c_mixer_0_arch OF system_sys_i2c_mixer_0 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : string;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF system_sys_i2c_mixer_0_arch: ARCHITECTURE IS "yes";

  COMPONENT util_i2c_mixer IS
    GENERIC (
      C_WIDTH : INTEGER
    );
    PORT (
      upstream_scl_T : IN STD_LOGIC;
      upstream_scl_I : IN STD_LOGIC;
      upstream_scl_O : OUT STD_LOGIC;
      upstream_sda_T : IN STD_LOGIC;
      upstream_sda_I : IN STD_LOGIC;
      upstream_sda_O : OUT STD_LOGIC;
      downstream_scl_T : OUT STD_LOGIC;
      downstream_scl_I : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      downstream_scl_O : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
      downstream_sda_T : OUT STD_LOGIC;
      downstream_sda_I : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      downstream_sda_O : OUT STD_LOGIC_VECTOR(1 DOWNTO 0)
    );
  END COMPONENT util_i2c_mixer;
  ATTRIBUTE X_CORE_INFO : STRING;
  ATTRIBUTE X_CORE_INFO OF system_sys_i2c_mixer_0_arch: ARCHITECTURE IS "util_i2c_mixer,Vivado 2015.2";
  ATTRIBUTE CHECK_LICENSE_TYPE : STRING;
  ATTRIBUTE CHECK_LICENSE_TYPE OF system_sys_i2c_mixer_0_arch : ARCHITECTURE IS "system_sys_i2c_mixer_0,util_i2c_mixer,{}";
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_INFO OF upstream_scl_T: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SCL_T";
  ATTRIBUTE X_INTERFACE_INFO OF upstream_scl_I: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SCL_O";
  ATTRIBUTE X_INTERFACE_INFO OF upstream_scl_O: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SCL_I";
  ATTRIBUTE X_INTERFACE_INFO OF upstream_sda_T: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SDA_T";
  ATTRIBUTE X_INTERFACE_INFO OF upstream_sda_I: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SDA_O";
  ATTRIBUTE X_INTERFACE_INFO OF upstream_sda_O: SIGNAL IS "xilinx.com:interface:iic:1.0 upstream SDA_I";
BEGIN
  U0 : util_i2c_mixer
    GENERIC MAP (
      C_WIDTH => 2
    )
    PORT MAP (
      upstream_scl_T => upstream_scl_T,
      upstream_scl_I => upstream_scl_I,
      upstream_scl_O => upstream_scl_O,
      upstream_sda_T => upstream_sda_T,
      upstream_sda_I => upstream_sda_I,
      upstream_sda_O => upstream_sda_O,
      downstream_scl_T => downstream_scl_T,
      downstream_scl_I => downstream_scl_I,
      downstream_scl_O => downstream_scl_O,
      downstream_sda_T => downstream_sda_T,
      downstream_sda_I => downstream_sda_I,
      downstream_sda_O => downstream_sda_O
    );
END system_sys_i2c_mixer_0_arch;
